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Abstract— We perform formal verification of quantum circuits by integrating several
techniques specialized to particular classes of circuits. Our verification methodology is
based on the new notion of a reversible miter that allows one to leverage existing techniques
for simplification of quantum circuits. For reversible circuits which arise as runtime bottle-
necks of key quantum algorithms, we develop several verification techniques and empiri-
cally compare them. We also combine existing quantum verification tools with the use of
SAT-solvers. Experiments with circuits for Shor’s number-factoring algorithm, containing
thousands of gates, show improvements in efficiency by 3-4 orders of magnitude.
1 Introduction
In August 2009 “researchers at the [US] National Institute of Standards and Tech-
nology ... demonstrated continuous quantum operations using a trapped-ion proces-
sor” [8] that maintained quantum bits in hyperfine states of beryllium ions for up to
15 seconds at a time. An implementation account of NIST’s quantum processor [5, 6]
shows that the design of even two-qubit circuits relies on software tools, similar in spirit
to logic-synthesis and optimization tools used today to design digital logic circuits. A
large-scale architecture for quantum computing proposed in June 2009 suspends lin-
ear ion crystals in an anharmonic trap [10]. A concrete design that implements this
architecture provisions for 100 ytterbium-based logical qubits and 20 additional ions
for laser cooling. Additional applications of quantum circuits — commercial quantum
communications and cryptography — have so far relied on quantum-optical imple-
mentations, where qubits are carried by photons over great distances. In August 2009,
Siemens and IdQuantique announced commercial availability in Europe of quantumly-
secure communication through unused standard fiber-optic cables (“dark fiber”) [3].
Several photonic realizations of Shor’s number-factoring algorithm have been reported
since 2007 [9, 11], including a single-chip circuit [18].
Quantum circuits often operate on quantum states that contain exponentially large
superpositions, making quantum simulation, as well as circuit design and analysis on
conventional computers very challenging. To this end, a layered software architecture
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for quantum computing design tools was outlined in [21]. This work focuses on one
such task — verifying the results of quantum circuit transforms, e.g., adaptations of
technology-independent quantum circuits to linear device architectures, such as ion
traps [2, 12]. In other words, given a circuit that is known to be correct, one seeks to
prove that a new circuit optimized for a given physical technology is equivalent to the
original circuit.
Past research in equivalence-checking for quantum circuits developed computa-
tional techniques based on Binary Decision Diagrams (BDDs) [15,23,24]. These tech-
niques can represent some exponentially large complex-valued vectors and matrices
using compact graphs. Quantum operations are then modeled by graph algorithms
whose complexity scales with graph size rather than with the size of superpositions or
the amount of entanglement present. However, these algorithms are much slower than
those for equivalence-checking of conventional digital logic and do not scale to useful
instances of Shor’s algorithm.
An important observation is that a typical quantum algorithm consists of hetero-
geneous modules [17] that favor different computational techniques for equivalence-
checking. This motivates the development of a new verification methodology that in-
vokes the most appropriate technique for each module type and assembles the results.
Our methodology relies on a new concept, introduced in Sec. 3 and called a reversible
miter — a natural counterpart of miter circuits used in equivalence-checking of digital
electronic circuits. In conjunction with existing techniques for iterative circuit simpli-
fication [7, 13, 19], reversible miters can drastically reduce the size and complexity of
circuits under verification, especially when such circuits bear some structural resem-
blance (which is often the case when adapting textbook circuits to specific quantum-
computing architectures).
In Sec. 4 we develop an high-performance equivalence-checking for quantum cir-
cuits. Our method is adaptive in the sense that it utilizes multiple techniques appro-
priate for different classes of quantum circuit modules. In this context, we study re-
versible circuits which are a subset of quantum circuits that map conventional 0-1 bit-
strings into other such bit-strings. In particular, the largest module in Shor’s number-
factoring algorithm [20] — modular exponentiation — is implemented as a reversible
circuit [14] (acting on entangled quantum states), exceeds all other modules asymp-
totically in size, and thus requires most attention of CAD tools. To verify such logic
modules, we adapt conventional state-of-the-art techniques [16, 25] in several ways,
and significantly scale up quantum equivalence checking. Empirical comparisons in
Sec. 4.1 confirm that properties of reversible circuits can enable much faster SAT-based
equivalence-checking. However, conventional techniques cannot be applied to, e.g., the
Quantum Fourier Transform (QFT). Therefore, we also study equivalence-checking of
circuits with non-conventional gates (we call these circuits properly-quantum), and the
integration of heterogeneous techniques.
Our contributions can be summarized as follows.
• Reversible miters for equivalence-checking of quantum circuits, and their inte-
gration with circuit simplification.
• The use of SAT-based equivalence checking and its integration with BDD-based
techniques.
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Figure 1: A properly-quantum circuit (iteration of Grover
algorithm).
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Figure 2: A reversible circuit and its irreversible realization.
• Adaptive equivalence-checking for quantum circuits that integrates reversible
miters, circuit simplification, as well as SAT- and BDD-based techniques.
2 Notation and Preliminaries
Recall that, when acting on conventional bits, gates NOT, CNOT and TOFFOLI can
be implemented using NOT, XOR and AND gates as shown in Fig. 2. In the quan-
tum case, they exchange basis states, which is why their matrices contain only 0s and
1s. As these gates obey the same algebraic rules in both cases, we term them con-
ventional gates. In comparison, the matrix of the Hadamard gate contains 1/
√
2, and
its functionality cannot be expressed in Boolean logic. Therefore we call such gates
properly-quantum. Each properly-quantum gate maps at least one 0-1 input combi-
nation (basis state) to a quantum superposition of more than one basis state. Circuits
that include properly-quantum gates are also called properly-quantum. An example is
given in Fig. 1. As we show below, many reversible circuits without properly-quantum
gates can be verified relatively easily in practice using a state-of-the-art equivalence-
checking tools for conventional logic circuits based on solving instances of Boolean
SATisfiability. Modern SAT-solvers exploit structure in application-derived instances,
and modern equivalence-checkers automatically identify and exploit similarities in the
circuits whose equivalence is checked.
Many quantum algorithms contain large, application-specific sections dedicated to
the computation of Boolean functions. In order to embed conventional computation
into the quantum domain, it must be made reversible, and standard procedures exist for
such transformations [17]. The resulting circuits do not create entanglement, but can
be applied to superposition superposition states. Leveraging this quantum parallelism
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in useful applications is difficult, but can be illustrated by Shor’s polynomial-time algo-
rithm for number-factoring [17, 20]. This algorithm is dominated by a reversible mod-
ule that performs modular exponentiation [14] before the Quantum Fourier Transform
(QFT). We call such circuits without properly-quantum gates specifically reversible
circuits in this paper. A gate library used for reversible circuits is universal iff it can
express any (conventional) reversible transformation by combining multiple copies of
gates involved. The most common such gate library consists of NOT, CNOT, and
Toffoli gates. Since the algebraic properties of the gates in reversible circuits do not in-
volve quantum phenomena, we can calculate the logic functions realized at each point
in a circuit, as is normally done in conventional logic synthesis and verification. For
example, we can calculate the function at wire x3 of the circuit shown in Fig. 2 after
the third gate as y3 = x3 ⊕ x1x2 ⊕ x1 ⊕ 1.
3 Reversible Miters
To check the equivalence of two combinatorial digital logic circuits, C1 and C2, one
checks if the conventional miter circuit [16] shown in the left-hand side of Fig. 3 im-
plements the constant-0 function. In other words, every pair of outputs are XOR’ed,
all XOR-outputs are OR’ed together, and the resulting Circuit-SAT instance is con-
verted to CNF-SAT using known techniques (a number of optimized reductions have
been proposed recently with large circuits in mind). Conventional miters can be con-
structed for reversible circuits by treating them as AND/OR/NOT circuits, except that
such miters will not be reversible. Therefore, we introduce reversible miters which can
handle reversible and properly-quantum circuits and can benefit from simplification of
reversible circuits [7, 13, 19].
3.1 Properties of Quantum Circuits
Observe that for quantum or reversible circuits C1 and C2, the concatenated circuit
C1 · C2 is of the same kind. Such circuits can also be structurally reversed.
Observation 1 Given a quantum (or reversible) circuit C = g1 · g2 · · · · · gk where
gi is a gate, its copy where all gates are inverted and put in the reverse order, i.e.,
g−1k · · · · · g−12 · g−11 , implements the inverse transformation to what C implements. We
therefore denote it by C−1.
For example, for a circuitC shown in the left-hand side of Fig. 2, the circuitC ·C−1
is given in the right-hand side of Fig. 3. Note that NOT, CNOT, and Toffoli gates are
their own inverses (which explains their choice as library gates). The circuit C · C−1
is equivalent to an empty circuit. This can be confirmed by iteratively cancelling out
pairs of mutually-inverse adjacent gates. Namely, in the right-hand side of Fig. 3, the
third and the fourth gates can be removed at once. Then, the second and the fifth gates,
followed by the first and the last gates. This observation motivates our new notion of
reversible miters.
4
x
2
x
1
xn
C
1
C
2
yn
y
1
y
2 x
2
x
1
x
3
C
2
-1C
1
Figure 3: Miter circuits: conventional and reversible.
3.2 Reversible Miter Circuits
Definition 1 Given two quantum (or reversible) circuits C1 and C2, their reversible
miter is defined to be one of the following circuits: C1 · C2−1, C2−1 · C1, C2 · C1−1,
C1
−1 · C2.
In particular, for conventional miters one needs to check that the output functions
implement the constant 0 function, whereas for reversible miters one checks that each
output bit is equivalent to a corresponding input bit. Namely, C1 and C2 are func-
tionally equivalent if and only if all of their reversible miters implement the identity
transformation. In particular, if one miter implements the identity, then so do the re-
maining miters. If C1 = C2, then straightforward circuit simplification [7, 13, 19]
cancels out all gates, resulting in an empty circuit. Some of the variant miters enable
more cancellations than others, e.g., if C1 and C2 differ only in their first segments,
C2 · C−11 exhibits many gate cancellations.
Reversible miters speed up equivalence-checking by exploiting similarities in cir-
cuits by two distinct mechanisms.
3.2.1 Local Simplification of Reversible Miters
When two conventional circuits end with identical gate sequences, one cannot cancel
out these sequences because of observability don’t-cares introduced by them. However,
reversible circuits do not experience don’t-cares, and identical suffixes always cancel
out. Note that a reversible miter C1 ·C−12 places the last gate of C1 next to the last gate
of C2. If these two gates cancel out, the second-to-last gates from C1 and C2 become
adjacent, etc. Thus, no search is required to identify these gate cancellations, and they
can be performed one at a time. Even if the last two gates are different, it may be
possible to cancel out second-to-last gates, as long as the last and second-to-last gates
do not act on the same (qu)bit lines. These are special cases of much more general
local simplifications discussed in [7, 13, 19]. If C1 and C2 are identical, an empty
circuit will result, but this outcome is also possible when local simplifications can prove
equivalence of two structurally different circuits. A systematic procedure for applying
simplifications was introduced in [7]. Local simplifications in reversible circuits are
particularly easy to perform, are fast and do not consume much memory [13,19]. In our
experiments, even the simplest simplification rules can dramatically simplify reversible
miters. More sophisticated simplifications from [7,13,19] provide an additional boost.
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Figure 5: Equivalent circuit templates.
We experimented with the following simplification procedure. In a miter circuit,
consider one gate at a time, search for a matching inverse, and try to move them to-
gether to facilitate cancellation. Any two gates can be swapped if they do not act on the
same (qu)bit lines. Two adjacent NOT, CNOT or Toffoli gates can be swapped if the
control bit of one gate is not the target bit of the other gate (same for properly-quantum
controlled-U gates). A more sophisticated swapping rule (for NOT, CNOT, and Toffoli
gates) is illustrated in Fig. 4.
In our procedure, for the purposes of equivalence-checking, we temporarily con-
sider the miter circuit to be “circular” by connecting its outputs to its inputs. Namely,
we allow moving the first gate to the end of the circuit, as illustrated in Fig. 6. This
transformation does not change the equivalence of the entire circuit to the identity. In
other words, if g1 ·g2 · · · · ·gk−1 ·gk = I (Identity), then g−11 ·g1 ·g2 · · · · ·gk−1 ·gk ·g1 =
g−1
1
·I ·g1 = g−11 ·g1 = I . Therefore, to check equivalence between g1 ·g2 ·· · ··gk−1 ·gk
and I is the same as to check equivalence between g2 · · · · · gk · g1 and I .
A variety of circuit-equivalence templates can be used with the above simplifica-
tion procedure [13, 19, 22] to shrink the miter circuit. Such templates are known for
both reversible and properly-quantum gates as shown in Fig. 5. For example, the trans-
formation illustrated in Fig. 6 enables further simplification through the equivalence in
Fig. 5 on the right.
3.2.2 Simplification of Canonical Forms
Iterative circuit simplification is not guaranteed to reduce C1 ·C−12 to the empty circuit
in polynomial time when such a simplification is possible. Finding a short simplifi-
cation may be time-consuming. Yet, when constructing canonical forms (ROBDDs
or QuIDDs) of reversible miters, a different kind of simplification may occur. Sup-
pose that C1 and C2 end with functionally-equivalent but structurally distinct suffixes
that do not admit local simplifications — an example is given in [19]. In other words
C1 = A1·B1 andC2 = A2 ·B2 whereB1 ≈ B2. ThenC1·C−12 = A1 ·B1·B−12 ·A−12 ≈
A1 · A−12 .
As we traverse the miter C1 · C−12 , adding one gate at a time to the decision
6
C1 C1 Q2
H
H
H
H
H
H
H
H
Figure 6: Transforming a miter circuit after simplifica-
tion.
diagram (DD), the size of the intermediate DDs depends only on the transforma-
tion implemented by the current circuit prefix, i.e., the functions of the intermediate
wires. The intermediate DD for A1 · B1 · B−12 can be smaller than that for A1 · B1 if
A1 ·B1 ·B−12 ≈ A1. This phenomenon was observed in our experiments.
4 Equivalence-checking for Quantum Circuits
We now introduce equivalence-checking of quantum circuits based on several tech-
niques appropriate for different classes of quantum circuits. The first class contains
reversible circuits that arise as key modules in quantum algorithms.
4.1 Equivalence-checking for Reversible Circuits
To check the equivalence of two reversible circuits, C1 and C2, one can pursue two
strategies. The first strategy is to check that the conventional miter implements the
constant 0 function. A conventional miter can also be applied to reversible circuits as
explained below. The second strategy is to represent the transformations performed by
C1 and C2 in a canonical form which supports efficient equivalence-checking.
The latter strategy may use binary-decision diagrams (BDDs), such as ROBDDs,
and QuIDDs [23] or QMDDs [15]. The former can be implemented with either decision
diagrams or Boolean Satisfiability solvers by reducing Circuit-SAT to CNF-SAT. In
particular, for conventional miters one needs to check that the output functions imple-
ment the constant 0 function. In addition to the basic SAT or BDD-based approaches,
finding equivalent signals in two circuits is often very helpful [16]. Such techniques
appear useful for reversible circuits as well, as shown in our experiments. Relevant
computational engines are discussed next.
ROBDD. Calculate the output functions of miter circuits, using ROBDD as the primary
data structure. This technique cannot handle properly quantum circuits.
QuIDD. Build functional representations of given circuits C1 and C2, and check if the
results are identical. In particular, QuIDDPro [23, 24] builds multi-terminal decision
diagrams called QuIDDs that can capture properly-quantum circuits.
SAT. Given two reversible circuits, construct a CNF-SAT formula that is satisfied only
by those input combinations for which the two circuits produce different outputs. Then
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use a contemporary SAT solver [26] to check satisfiability.∗ We construct a CNF for-
mula as follows. First we add a set of clauses for each gate in the miter circuit. The
clauses should be satisfied only with the variable assignments that are consistent with
the reversible gate. The readers familiar with SAT-based equivalence-checking can
think of a CNOT gate as an XOR gate with a bypass wire, and of a Toffoli gate as an
XOR, AND and a bypass. More efficient clause generation is illustrated below for a
Toffoli gate whose control bits are x1 and x2, and target bit is x3. Since the Toffoli
gate does not modify two of its inputs, there is no need for separate output variables.
We introduce only one new variable y1 for the target bit. Then logical consistency is
given by the condition y1 = (x1 · x2) ⊕ x3 which can be expressed by the following
six clauses.
• Case x1 = 0 or x2 = 0. Clauses: (x1 + x3 + y1) · (x1 + x3 + y1) · (x2 + x3 +
y1) · (x2 + x3 + y1).
• Case x1 = x2 = 1. Clauses: (x1 + x2 + x3 + y1) · (x1 + x2 + x3 + y1).
In the next step, we add a set of clauses that are satisfied only by those variable
combinations where some circuit output differs from the respective circuit input.
Here we can reuse some of the y variables introduced earlier. Let such a new
variable corresponding to the i-th primary output be yOi . (If there is no target bit on
the i-th bit-line, we do not introduce a new variable for the i-th primary output, i.e., it
is obvious that the input and the output functions on the i-th bit-line are the same, and
thus we do not add the following clauses.) We introduce a new variable zi to express
the functional consistency of the i bit-line. Namely, we consider that zi becomes 1 only
when xi 6= yOi . For this condition, we add the following clauses.
• Case zi = 0. Clauses: (zi + xi + yOi) · (zi + xi + yOi).
• Case zi = 1. Clauses: (zi + xi + yOi) · (zi + xi + yOi).
Finally we add (z1 + z2 + · · ·+ zn) where n is the number of bit-lines of the circuits.
Since zi = 1 mens that the input and the output functions on the i-th bit-line are
different, the two circuits are different when (z1+z2+ · · ·+zn) is satisfied. Therefore,
the above construction generates a SAT formula that is satisfied only by those input
combinations for which the corresponding outputs of two circuits produce different
values. A CNF-SAT formula constructed for a miter grows linearly with the size of the
miter. A key advantage of reversible miters is that they can be significantly smaller,
due to gate cancellations and other circuit simplifications.
State-of-the-art Combinational Equivalence Checking. SAT-based techniques can
be dramatically improved through synergies with randomized functional simulation
and through identifying intermediate equivalences. By hashing the results of random
simulation, one finds candidate equivalent wires. If w1 and w2 are not equivalent, the
counterexample returned by SAT is used to refine the results of functional simulation
∗ Recall that NP-completeness relates to worst-case complexity and does not prevent fast solution of
many application-derived SAT instances. In industrial applications, modern SAT solvers can often resolve
CNF-SAT instances with hundreds of thousands variables in several hours, although small hard instances are
also known.
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and often distinguishes other seemingly-equivalent pairs of wires. Once intermediate
wires w1 and w2 are proven equivalent, all downstream gates are reconnected to w1,
andw2 can be excluded from the SAT instance (along with some of its upstream gates).
If potentially equivalent wires are selected in a topological order from the inputs, the
impact of multiple circuit restructuring steps accumulates, until all output wire are
proven equivalent or until an input combination is found that disproves the equivalence
of outputs.
The state-of-the-art implementation of these techniques found in the Berkeley ABC
system [25] (the “cec” command) features incremental SAT-solving and fraiging — a
fast circuit-simplification technique based on hashing [16]. To use ABC, we construct
a conventional (irreversible) circuit from a reversible circuit as shown in Fig. 2.
The impact of random-simulation techniques on SAT-based equivalence-checking
can be illustrated by the example of multiplier circuits, which are known to confound
both BDD-based and SAT-based computations. The case of equivalent multipliers is
particularly difficult because it cannot be quickly concluded by finding (perhaps, by
luck) input combinations that disprove the equivalence. However, if the two given mul-
tipliers are structurally similar and include many equivalent wires, then global equiv-
alence can be proven quickly through a series of lemmata. Empirical data in Table
2 shows that on a 6-bit multiplier CEC outperforms by far BDD-based and SAT-only
methods.
Common benchmarks for reversible circuit synthesis can be verified in millisec-
onds by the above techniques. Therefore, we focus on scalable blocks of standard
quantum algorithms, whose optimization and equivalence-checking are critical to the
success of quantum computers being designed today. More concretely, we performed
experiments with n-bit linear-nearest-neighbor (LNN) CNOT gate circuits, a reversible
ripple-carry adder circuit proposed in [1], mesh circuits [2] and reversible multipliers.
Given a (qu)bit ordering, a linear-nearest-neighbor (LNN) CNOT gate circuit is a cir-
cuit which realizes the functionality of a CNOT gate with target and control bits k bits
apart, by using only LNN gates (gates that operate only on adjacent qubits). Studies of
LNN architectures are important because several promising implementations of quan-
tum computation require the LNN architecture (also called the spin-chain architecture
in the physics literature) and allow only adjacent qubits to interact directly. Thus, stan-
dard quantum circuits must be adapted to such architectures and modified to use only
LNN gates. Specific transformations and LNN circuits have been developed [2, 12].
The overhead of the LNN architecture in terms of the number of gates is often limited
by a small factor (3-5). Such physical-synthesis optimization motivates the need for
equivalence-checking against the original, non-LNN versions. Using important com-
ponents of Shor’s algorithm [2,17] — adders, meshes and multipliers — we build three
types of equivalence-checking instances.
Same. Two equivalent circuits.
Different 1. Add ten random Toffoli gates at the end.
Different 2. Add ten random Toffoli gates at the beginning.
Our empirical data for CNOT, adder and mesh circuits exhibits essentially the same
trends. Hence we report results only for adders in Table 1. All runtimes are for a Linux
system with a 2.40GHz Intel R© XeonTM CPU with 1GB RAM.
We implemented n-bit reversible multipliers using 5n bit-lines, including 2n bits
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Table 1: Adder verification performed by several techniques.
Case n ♯qubits ♯gates SAT QuIDD BDD cec
Same 32 66 280 0.65 20.10 0.03 0.19
64 130 568 2.91 115.85 0.11 0.23
128 258 1144 11.71 771.20 0.52 0.31
Diff. 1 32 66 290 1.00 31.93 0.04 0.02
64 130 578 5.16 212.57 0.25 0.26
128 258 1154 15.25 > 1,000 1.67 0.38
Diff. 2 32 66 290 1.09 40.40 0.09 0.02
64 130 578 10.98 318.62 0.76 0.03
128 258 1154 22.72 > 1,000 9.88 0.03
Table 2: Multiplier verification performed by several techniques.
n ♯qubits ♯gates SAT QuIDD BDD cec
Same 4 20 166 1.86 50.45 0.09 0.00
6 30 411 392.74 > 1,000 39.19 0.01
Diff. 1 4 20 176 0.02 72.84 0.01 0.01
6 30 421 0.11 > 1,000 0.03 0.02
Diff. 2 4 20 176 0.02 95.94 0.01 0.02
6 30 421 0.17 > 1,000 0.01 0.02
for two inputs, 2n bits for the results, and n ancillae. E.g., the line n = 6 in the tables
deals with 30-bit circuits. The n-bit adder circuit proposed in [1] uses 2n + 2 qubits.
Thus, the third column in Tables 1 and 2 shows the number of qubits in each circuit.
The forth column shows the number of gates in each circuit. All methods other than
“cec” timed out for n = 8, requiring more than 1,000s.
4.2 Checking Properly-Quantum Circuits
In this section we show that our proposed techniques can handle properly-quantum
gates, but remain compatible with fast special-case methods.
4.2.1 Utility of Reversible Miters
Earlier sections focused on equivalence-checking of reversible circuits which appear in
modules of quantum algorithms and require physical synthesis optimizations [2] that
must be verified. However, other important modules in quantum algorithms, such as the
Quantum Fourier Transform (QFT), are properly-quantum, and conventional circuits,
such as modular exponentiation, can be optimized for performance using properly-
quantum gates. Fortunately, simple cancellations in reversible miters can be used with
properly-quantum circuits. Reduced properly-quantum miters can be verified using
symbolic simulation with QuIDDPro [23] or QMDD software [15]. Using reversible
10
Table 3: Verification of QFT circuits without local simplification.
n Same Diff. 1 Diff. 2 Diff. 3 Diff. 4
simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD
4 - 0.15 - 0.15 - 0.16 - 0.14 - 0.14
8 - 1.75 - 1.80 - 1.97 - 1.74 - 1.83
16 - > 1,000 - > 1,000 - > 1,000 - > 1,000 - > 1,000
32 - > 1,000 - > 1,000 - > 1,000 - > 1,000 - > 1,000
64 - > 1,000 - > 1,000 - > 1,000 - > 1,000 - > 1,000
Table 4: Verification of QFT circuits with local simplification.
n Same Diff. 1 Diff. 2 Diff. 3 Diff. 4
simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD
4 0 - 0 0.03 0 0.05 0 0.04 0 0.05
8 0 - 0.01 0.03 0 0.17 0 0.04 0 0.26
16 0.05 - 0.07 0.05 0.08 0.26 0.06 0.04 0.07 0.05
32 0.73 - 1.11 0.04 1.13 9.17 0.99 0.04 1.22 0.08
64 17.29 - 24.32 0.05 25.48 0.52 24.33 0.06 30.35 0.12
128 354.52 - 366.2 0.04 497.21 > 1,000 522.57 0.04 580.11 0.39
miters as pre-processors can dramatically decrease overall runtime. We empirically
compare the following two methods.
With Local Simplification. Before invoking QuIDDPro, reduce the miter using local
simplification.
W/o Local Simplification. Apply QuIDDPro directly to the miter.
For properly-quantum circuit benchmarks, we used QFT and modular exponentia-
tion modules from circuits that implement Shor’s factorization algorithm on an LNN
architecture [2]. For each benchmark circuit with n inputs, we studied five cases (new
gates were added in the middle).
Same. Two identical copies of a benchmark circuit.
Different 1. A circuit and its copy with one gate added.
Different 2. A circuit and its copy with two gates added.
Different 3. A circuit and its copy with one gate deleted.
Different 4. A circuit and its copy with two gates deleted.
In Tables 3 to 6 we report runtimes for local simplification of reversible miters
and subsequent QuIDDPro calls, subject to a 1000s time-out. In the “Same” case,
simplification alone proved equivalence. However, in the “Diff. 2” case, many gates
remained after simplification and QuIDD runtimes were substantial. In all cases, local
simplification improved overall runtimes.
For a more convincing example, we check equivalence between an LNN and non-
LNN implementation (without measurement gates) of Shor’s algorithm for factoring
11
Table 5: Verification of modular multiplication w/o local simplification.
n Same Diff. 1 Diff. 2 Diff. 3 Diff. 4
simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD
4 - > 1,000 - > 1,000 - > 1,000 - > 1,000 - > 1,000
8 - > 1,000 - > 1,000 - > 1,000 - > 1,000 - > 1,000
Table 6: Verification of modular multiplication with local simplification.
n Same Diff. 1 Diff. 2 Diff. 3 Diff. 4
simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD simp. + QuIDD
4 0.58 - 0.98 0.04 1.07 0.85 0.98 0.05 1.02 0.39
8 2.13 - 3.72 0.04 3.69 0.37 3.73 0.04 3.45 1.19
16 6.03 - 10.11 0.05 11.29 > 1,000 11.16 0.05 11.26 5.73
32 16.33 - 27.65 0.04 27.49 3.68 27.21 0.05 27.83 0.04
64 36.28 - 58.32 0.02 59.27 0.56 60.91 0.05 60.13 1.33
128 74.77 - 119.71 0.04 120.98 1.88 120.83 0.05 121.59 52.55
the number 15. These equivalent properly-quantum circuits include 2,732 gates for the
non-LNN version and 5,120 gates for the LNN version. Their structure is very differ-
ent. For equivalence-checking, we used QuIDDPro with and without local simplifica-
tion, and these runs completed in 59.07s and 64095.22s, resp. The results confirm the
effectiveness of local simplifications with reversible properly-quantum miters.
4.2.2 Proposed Method: Boosting Verification by Using SAT-based Combina-
tional Tools
Local simplification may leave many gates around, after which QuIDDPro tends to con-
sume significant time and memory. However, if very few properly-quantum gates re-
main, a more lightweight verification procedure may be used. Generic symbolic simu-
lators, such as QuIDDPro, do not scale (empirically) as well as leading-edge SAT-based
combinational equivalence-checking used in the Electronics industry to verify modern
digital circuits (Sec. 4.1). Hence we leverage SAT-based tools to boost equivalence-
checking of quantum circuits.
FOR TWO CIRCUITS C1 AND C2, WE DO THE FOLLOWING.
Step 1. Construct the miter circuit C = C1 · C−12 .
Step 2. Perform simplification of the miter circuit.
Step 3. If properly-quantum gates remain, go to Step 4, else invoke state-of-the-
art SAT-based combinational equivalence-checking (the “cec” command of ABC sys-
tem [25]) to tell if the miter circuit is equivalent to Identity.
Step 4. Find the longest sequence of conventional logic gates (NOT, CNOT, Toffoli) in
the miter circuit. Label this sequenceCa. Let the simplified miter circuit beQa ·Ca·Qb.
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Step 5. Transform Qa ·Ca ·Qb to Ca ·Qb ·Qa. Note that Qa · Ca ·Qb = I (Identity)
iff Ca ·Qb ·Qa = I as shown in Sec. 3.2.1. Move conventional gates in Qb ·Qa to the
front of the miter as much as possible, creating a transformed miter C′a ·Q′b, where C′a
and Q′b are a reversible circuit and a properly-quantum circuit, respectively.
Step 6. Check the functionality of Q′b by lightweight iterated simulation. If it is not
properly quantum, conclude that the miter circuit is not Identity. Else, go to Step 7.
Step 7. Exploit the functionality of Q′b, and let Cb be a conventional circuit which
corresponds to the exploited logic functionality. Then, check whetherC′a ·Cb is Identity
or not.
Suppose we have few properly-quantum gates as shown in the left-hand side of
Fig. 6 where C1 is relatively large. Then after Step 5, we can get the right-hand side
circuit from the left-hand side circuit in Fig. 6. Our miter becomes C1 · Q2 where C1
is reversible but Q2 is properly-quantum. This avoids a heavy-duty generic quantum
simulator for C1.
A key observation is that the functionality of Q′b (at Step 6) should be classical
(inverse of C′a) if the entire miter is Identity. Thus, if Q′b is properly-quantum, the
miter circuit is not Identity. When Q′b has few gates, this can be checked efficiently by
a quantum generic simulator. By Step 7, properly-quantum gates are reduced, and we
can use state-of-the-art SAT-based combinational equivalence-checking. By avoiding
heavy-duty generic quantum simulation, our adaptive method can achieve significant
speed-ups when C′a is large.
To validate our method, we studied circuits implementing one iteration of Grover’s
quantum algorithm for search [4] as shown in Fig. 1. A particular step of the algorithm,
called the oracle, is implemented with a reversible circuit module Cf based on a user-
defined Boolean function f (search predicate). To make verification more challenging,
we configured a search predicate that contains a multiplier circuit. We then created
an equivalent variant of Cf by applying a global, rather than local, circuit transform.
Namely, we applied a certain wire permutation on inputs of Cf and its inverse on
outputs of C0. This permutation was implemented by applying SWAP gates to (all)
pairs of adjacent wires and then breaking down each SWAP gate into three CNOT
gates, as described in Section 2. In our case study, the proposed procedure goes as
follows.
Step 1. Construct the miter circuit C = C1 · C−12 = C1f ·W 1 · C10 ·W 1 · (W 2)−1 ·
(C2
0
)−1 · (W 2)−1 · (C2f )−1.
Step 2. Simplify the miter circuit. Because of the inserted SWAP gates (if we use
only naive cancellation rules), we cannot cancel the two pairs of C1f and (C2f )−1, or
C1
0
and (C2
0
)−1. But we can remove the sequence W 1 · (W 2)−1, reducing the miter to
C1f ·W 1 · C10 · (C20 )−1 · (W 2)−1 · (C2f )−1.
Step 3. Since properly-quantum gates remain, go to Step 4.
Steps 4 and 5. Move (C2f )−1 to the input side of the circuit to maximize the conven-
tional logic part in the prefix. The miter becomes C′a · Q′b where C′a = (C2f )−1 · C1f
and Q′b = W 1 · C10 · (C20 )−1 · (W 2)−1.
Steps 6. and 7. Using techniques described earlier, combine a quantum generic simu-
lator (QuIDDPro [23, 24]) and state-of-the-art SAT-based combinational equivalence-
checking (the “cec” command of ABC system [25]).
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The above technique is compared to constructing a miter circuit and applying the
symbolic simulator QuIDDPro [23, 24] to the miter. QuIDDPro alone does not finish
in ten hours, but our technique completes in under seven seconds.
5 Conclusion and Future Work
We have studied several techniques for equivalence-checking of reversible circuits, in-
cluding the new concept of reversible miters. In particular, we have observed that
state-of-the-art SAT-based combinational equivalence-checking (cec) can be adapted
to this context and outperforms generic quantum techniques. Basic BDD-based tech-
niques usually outperform SAT-based techniques, but not cec. As is the case with
ATPG, reversibility can significantly simplify equivalence-checking, while these sim-
plifications are compatible with other techniques and amplify them. We then proposed
an adaptive method to verify quantum circuits more efficiently than the existing quan-
tum circuit verification tools by combining them with the state-of-the-art SAT-based
combinational equivalence-checking tool for the conventional circuits. Experiments
suggest that reversible miters are useful for the verification of reversible circuits as
well as properly-quantum circuits.
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